ABSTRACT In this paper, the impacts of work function variation (WFV), line-edge roughness (LER), and ferroelectric properties variation on the threshold voltage, subthreshold swing (SS), Ion, and Ioff variations are analyzed comprehensively for negative capacitance ultra-thin body SOI MOSFETs (NC-SOI) compared with SOI MOSFETs (SOI). For LER induced threshold voltage variation (σ Vt), NC-SOI MOSFETs exhibit smaller σ Vt (= 3.8 mV) than the SOI MOSFETs (σ Vt = 17.6 mV). For analyzing WFV of NC-SOI MOSFETs, two scenarios are considered including (I) same WFV patterns, and (II) different WFV patterns between the external and internal metal gates. Compared with SOI, NC-SOI with scenario (I) exhibits comparable WFV induced σ Vt (= 16.2 mV), and NC-SOI with scenario (II) exhibits larger WFV induced σ Vt (= 28.5 mV). In scenario (II), different WFV patterns between the internal and external gates result in V FE (voltage drop across the ferroelectric layer) variations, which increases the WFV induced σ Vt for NC-SOI. LER dominates energy-delay product variations (σ EDP), and NC-SOI MOSFETs show smaller σ EDP than SOI MOSFETs. Besides, NC-SOI MOSFETs with thicker ferroelectric layer thickness (T FE ), larger coercive electric field (E C ), and smaller remnant polarization (P 0 ) show smaller LER induced σ Vt and σ SS. Ferroelectric properties variations show negligible impact on the WFV induced σ Vt and σ SS.
I. INTRODUCTION
Ultra-low power integrated circuits are important for Internet-of-Things (IoT) applications and energy harvesting system. Devices with higher Ion/Ioff ratio and steep slope switching are essential to achieve the requirement of ultralow power systems. Negative capacitance FET (NCFET) [1] is a promising device owing to its better subthreshold swing and scalability [2] . Therefore, NCFET has been actively explored in many aspects. For example, negative capacitance ultra-thin-body SOI MOSFETs (NC-SOI) have been analyzed for performance enhancements through capacitance tuning [3] , [4] . Khan et al. [3] showed that the relative improvement in device performance due to negative capacitance of ferroelectric layer becomes more significant in short channel devices due to the increased drain-tochannel coupling. Yeung et al. [4] showed that NC-SOI MOSFET with ultra-thin body thickness (T ch = 0.5nm) can achieve 10pA/μm I OFF , 200μA/μm I on at supply voltage = 0.3V. NCFETs with sub-10nm ferroelectric layer were fabricated and analyzed [5] - [7] . Lee et al. [6] experimentally demonstrated NCFET with 1.5nm HZO ferroelectric layer which paves a promising solution for sub-10nm technology node. The circuit performance of NCFET has also been examined [8] - [11] . Khandelwal et al. [8] showed that NC-FinFET improves inverter delay by 11 times compared to 14 nm base FinFET at 0.2V supply voltage. Yuan et al. [9] showed that a low viscosity (ρ < 0.1 -m) is required for NCFET to operate at the high gigahertz frequencies. The operation speed of NCFET has been analyzed [12] - [14] , and Kobayashi et al. [13] showed that NCFET can operate at > MHz, which is suitable for ultralow power IoT application. The leakage from the ferroelectric layer in NCFET results in degradation of the NCFET performance [15] , [16] . The line-edge roughness (LER) induced variability [17] , [18] for NCFETs have been presented. Lee and Su [17] showed that NC-FinFETs exhibit superior immunity to Fin-LER induced variations. The impact of ferroelectric parameters, such as such as remnant polarization (P 0 ), coercive electric field (E c ), ferroelectric thickness (T fe ) have been discussed [19] - [21] . Lin et al. [19] showed that increasing T FE and E C , and decreasing P 0 can enhance the voltage amplification factor (A V ) for NCFETs. Pahwa et al. [20] showed that compared with MFMIS NCFET, MFIS NCFET is more prone to hysteresis and shows hysteresis at a lower ferroelectric layer thickness. However, the analysis of NCFETs considering the combined effects of intrinsic process variations and ferroelectric properties variation has rarely been examined.
In this work, the impact of work function variation (WFV), LER, and ferroelectric properties variation on NCFETs are analyzed comprehensively. This paper is organized as follows. Section II describes the simulation framework and device parameters used in this work. To analyze the WFV of NC-SOI MOSFETs comprehensively, the external and internal metal gates are assumed to have the same (Scenario I) and different (Scenario II) WFV patterns, respectively. In Section III, WFV and LER induced variations are analyzed for NC-SOI MOSEFTs compared with SOI MOSFETs. Impacts of LER and WFV on the power-delay product variability and energy-delay product variability have also been analyzed. In Section IV, the impact of ferroelectric properties variation on the WFV and LER induced threshold voltage and subthreshold swing variations are investigated. The conclusion is drawn in Section V. Fig. 1 shows the schematic of NC-SOI MOSFET used in this work. The device parameters are designed with gate length Lg = 20.2 nm, device width W = 25 nm, channel thickness Tch = 3 nm and EOT (insulator shown in Fig. 1) = 0.65 nm for both NC-SOI and SOI MOSFETs. The coercive electric field E C = 1 MV/cm, remnant polarization P 0 = 10 μC/cm 2 [22] , and the thickness of ferroelectric (FE) layer T FE = 4.5 nm are used for NC-SOI MOSFETs to achieve hysteresis-free design. The hysteresis phenomenon must be avoided for logic applications.
II. DEVICE DESIGN AND METHODOLOGY
To investigate the LER induced variations, the line edge roughness patterns are generated based on Fourier synthesis approach [23] with the root-mean-square (rms) amplitude = 1.67 nm and correlation length = 20 nm [24] , and then atomistic Monte Carlo simulations were performed in TCAD. To assess WFV, an analytical model considering metal material, and possible grain orientations with corresponding probability were considered [25] . The average metal grain size is 4.3nm [26] (1) where P is polarization of ferroelectric layer. In this work, γ is assumed to be 0, because the third term P 5 in equation (1) is negligible [28] . The gate charge per unit area of SOI MOSFETs (Q MOS ) can be expressed as Q MOS = P + 0 E ≈ P [27] characteristics of NC-SOI MOSFETs using the simulation methodology in this work have been calibrated with TCAD simulator in which the Landau-Khalatnikov (L-K) theory selfconsistently coupled with the Poisson's and current continuity equations for NCFET analysis. The coefficients α and β are related to the ferroelectric parameters, remnant polarization P 0 and coercive field E C . Ec is defined as the electric field when dE FE /dP = 0, and P 0 is defined as the polarization when E FE = 0. According to these two conditions, α and β can be solved to be expressed as [27] 
The internal gate voltage is amplified by amplification factor A V which is defined as
where C MOS is the capacitance of baseline SOI MOSFETs underneath the FE layer, and C FE is the capacitance of FE layer. The subthreshold swing (SS) of NC-SOI MOSFETs at V gs,ext = 0V can be improved against SOI counterparts, and can be described as [4] SS
According to equations (4) and (5), it can be known that higher A V and larger improvements in SS for NC-SOI MOSFETs can be achieved by better capacitance matching between C MOS and |C FE | (i.e., C MOS should be close to and smaller than |C FE | to achieve higher A V ). In this work, the variability comparisons between SOI and NC-SOI MOSFETs are analyzed comprehensively considering the combined effects of intrinsic process variations and ferroelectric properties variations. The leakage through FE layer [15] is not considered in this work.
III. IMPACT OF LER AND WFV ON NC-SOI MOSFETS
In this section, line edge roughness (LER) and work function variation (WFV) induced threshold voltage variations (σ Vt), power-delay product variations (σ PDP), and energydelay product variations (σ EDP) for NC-SOI MOSFETs are analyzed comprehensively. Fig. 3 (a) and 3(c), SOI MOSFET with the shortest average Lg and the worst short channel effects (SCE) exhibits the smallest Vt and the highest SS. As can be seen, NC-SOI MOSFET shows the largest (Vt NC−SOI − Vt SOI ) and highest A V when its baseline SOI device underneath the FE layer exhibits the worst SCE. This is because as Lg decreases, the drain-to-channel field coupling is increased which increases C MOS , thus showing better capacitance matching and higher A V . However, NC-SOI MOSFET shows smaller (Vt NC−SOI − Vt SOI ) and lower A V when its baseline SOI device exhibits larger Vt, lower SS, and better SCE control. Therefore, NC-SOI MOSFETs exhibit smaller LER induced σ Vt and σ SS than the SOI MOSFETs, and LER induced σ Vt and σ SS can be suppressed by negative capacitance effect.
A. LER INDUCED VARIATIONS

B. WFV INDUCED VARIATIONS
In contrast to LER induced σ Vt in NC-SOI MOSFETs, NC-SOI MOSFETs show comparable WFV (scenario I) induced σ Vt (= 16.2 mV) and larger WFV (scenario II) induced σ Vt (= 28.5 mV) compared with SOI counterparts as shown in Fig. 2. Fig. 3(b) shows that for SOI MOSFETs, WFV only induces Vt variations, and shows negligible impact on σ SS as shown in the inset of Fig. 3(c) . For NC-SOI MOSFET with WFV (scenario I), Vt difference (Vt NC−SOI −Vt SOI ) is a constant, thus showing comparable WFV(I) induced σ Vt compared with SOI counterparts as shown in Fig. 3(b) . Besides, WFV shows negligible impact on A V as shown in the inset of Fig. 3(c) , because WFV only shifts C MOS horizontally. Therefore, NC-SOI MOSFETs with WFV (scenario I) exhibit negligible σ SS.
For NC-SOI MOSFETs with different WFV patterns between the external and internal gates (scenario II), there is a work function difference between the external and internal metal gates (across the FE layer), which results in V FE variations as shown in Fig. 4 . Therefore, WFV (scenario II) shows VOLUME 7, 2019 297 larger (Vt NC−SOI − Vt SOI ) variations (Fig. 3(b) ) and larger σ Vt (= 28.5 mV) than WFV (scenario I) (σ Vt = 16.2 mV) for NC-SOI MOSFETs. 
C. POWER-DELAY PRODUCT AND ENERGY-DELAY PRODUCT
Power-delay product (PDP) is a measure of energy consumed per switching event and is defined by the product of power and gate delay. PDP is proportional to (C gg · V 2 dd ), and therfore the PDP variability is determined by the C gg variations. Fig. 5(a LER, WFV(I), and WFV(II), respectively, compared with SOI MOSFETs. Gate capacitance of NC-SOI MOSFET (C gg,NC−SOI ) is defined as
where C MOS is the capacitance of baseline SOI MOSFET. (Fig. 5(d) ) exhibit similar trend because σ C gg dominates σ PDP. Besides PDP variability, Fig. 6(b) shows the energydelay product variations (σ EDP) for NC-SOI and SOI MOSFETs. EDP is defined by the product of PDP and gate delay, and EDP is a more preferable metric used to balance the power consumption and delay performance. As can be seen, LER induced σ EDP is larger than WFV induced σ EDP for both NC-SOI and SOI MOSFETs because LER exhibits larger σ PDP and gate delay variations (inset of Fig. 6(b) ) than WFV. Although NC-SOI MOSFETs show larger LER induced σ PDP than SOI counterparts, NC-SOI MOSFETs show smaller LER induced σ EDP than SOI MOSFETs because gate delay variations dominate σ EDP. NC-SOI MOSFET exhibits smaller gate delay variations than SOI MOSFET due to its larger effective drive current and smaller gate delay [18] .
IV. IMPACT OF FERROELECTRIC PROPERTIES VARIATION
In this section, the impact of ferroelectric properties variation on the LER and WFV induced variations for NC-SOI MOSFETs are analyzed. Three cases are used to evaluate the impact of ferroelectric properties variation include (1) nominal case with T FE = 4.5 nm, E C = 1 MV/cm, and P 0 = 10 μC/cm 2 [22] , (2) case A with T FE − 3%, E C − 3%, and P 0 + 3%, and (3) case B with T FE + 3%, E C + 3%, and P 0 − 3%. Fig. 7 shows the impact of ferroelectric properties variation on WFV and LER induced σ Vt for NC-SOI MOSFETs. As can be seen, LER induced σ Vt of NC-SOI MOSFETs can be slightly suppressed in case B compared to case A and nominal case. As T FE increases, E C increases, and P 0 decreases (i.e., from case A to case B), (Vt NC−SOI − Vt SOI ) and A V of NC-SOI MOSFET increases [19] . Fig. 8(a) and 8(b) show that for considering LER, as ferroelectric properties change from case A to case B, NC-SOI MOSFET with smaller Vt and larger subthreshold swing (i.e., worse short channel effect) shows larger increases in (Vt NC−SOI − Vt SOI ) and A V than the NC-SOI MOSFET with larger Vt and smaller subthreshold swing. In other words, NC-SOI MOSFET with worse short channel effect (i.e., shorter Lg, lower Vt, and higher SS) exhibits larger Vt shift as ferroelectric properties change from case A to case B; while NC-SOI MOSFET with better short channel effect (i.e., longer Lg, larger Vt, and lower SS) exhibits smaller Vt shift as ferroelectric properties change from case A to case B. Therefore, NC-SOI MOSFETs with case B show smaller Vt dispersion and smaller σ Vt. of NC-SOI (SS NC−SOI ) reduces as A V increases. Therefore, the mean of SS (μSS) of NC-SOI MOSFET decreases from case A to case B as shown in Fig. 9(a) . NC-SOI MOSFETs considering LER show worse short channel effect and larger μSS than NC-SOI MOSFETs considering WFV. The inset of Fig. 9(a) and Fig. 8(b) show that for NC-SOI MOSFETs considering LER, subthreshold swing variation (σ SS) can be slightly improved from case A to case B. Fig. 9 (a) inset shows that NC-SOI MOSFETs considering WFV show negligible σ SS (< 0.5 mV/dec). Fig. 10(a) shows that μIon of NC-SOI MOSFET increases as ferroelectric properties change from case A to case B, although μVt of NC-SOI MOSFET increases from case A to case B as shown in Fig. 8(a) and 8(c) . This is because as T FE 300 VOLUME 7, 2019 increases, E C increases, and P 0 decreases (from case A to case B), A V increases ( Fig. 8(b) ) thus enhancing transconductance and Ion of NC-SOI MOSFET. σ Ion of NC-SOI MOSFETs slightly increases from case A to case B due to its increased μIon. Besides, NC-SOI MOSFETs considering WFV(II) exhibit larger σ Ion than considering LER and WFV(I) due to its higher σ Vt as shown in Fig. 10(b) .
A. THRESHOLD VOLTAGE
C. ON AND OFF CURRENTS
The off state leakage current of MOSEFT is related to Vt and SS (i.e., I off ∝ 10 −Vt/SS ). Fig. 11(a) shows that μIoff of NC-SOI MOSFET decreases as ferroelectric properties change from case A to case B due to its enhanced A V and decreased μSS. NC-SOI MOSFETs considering WFV(II) exhibit higher σ Ioff than LER and WFV(I) because of its higher σ Vt, and NC-SOI MOSFETs considering LER show higher σ Ioff than WFV(I) due to its higher σ SS. Fig. 12 shows that compared to SOI MOSFETs, NC-SOI MOSFETs considering LER, WFV(I), and WFV(II) show larger Ion variation (σ Ion = 0.162 mA/μm, 0.185 mA/μm, and 0.328 mA/μm) and smaller Ioff variation (σ Ioff = 3.13e-10 mA/μm, 1.67e-10 mA/μm, 7.68e-10 mA/μm), because NC-SOI MOSFETs show larger μIon and smaller μIoff than SOI MOSFETs as shown in Fig. 12 . For NC-SOI MOSFETs, WFV(II) with highest σ Vt dominates the Ioff and Ion variations, and shows largest 
